Untitled
Abstract: No abstract text available
Text: 3.3V CMOS Static RAM 4 Meg 512K x 8-Bit Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V424S/YS/VS IDT71V424L/YL/VL Description 512K x 8 advanced high-speed CMOS Static RAM JEDEC Center Power / GND pinout for reduced noise Equal access and cycle times — Commercial and Industrial: 10/12/15ns
|
Original
|
10/12/15ns
36-pin,
44-pin,
IDT71V424S/YS/VS
IDT71V424L/YL/VL
IDT71V424
304-bit
SR-0402-02)
|
PDF
|
6116A
Abstract: CY6116A-55DMB 6117a MA 6116A CY6116A CY6117A 6116A-55
Text: 6116A: 11/8/89 Revision: Monday, November 8, 1993 CY6116A CY6117A Features Pin Configurations DIP/SOJ Top View A6 2 23 A8 A5 3 22 A9 A4 4 21 WE A3 5 25 WE OE A2 6 24 OE 19 A10 NC 7 23 A10 18 CE NC 8 22 NC 21 NC 8 17 I/O7 9 16 I/O6 10 I/O2 11 14 I/O4 GND 12
|
Original
|
CY6116A
CY6117A
CY6116A
CY6117A
6116A
CY6116A-55DMB
6117a
MA 6116A
6116A-55
|
PDF
|
6116A25
Abstract: CY6116A CY6117A CY6116A-55DMB
Text: 6116A: 11/8/89 Revision: Monday, November 8, 1993 CY6116A CY6117A Features Pin Configurations DIP/SOJ Top View A6 2 23 A8 A5 3 22 A9 A4 4 21 WE A3 5 25 WE OE A2 6 24 OE 19 A10 NC 7 23 A10 18 CE NC 8 22 NC 21 NC 8 17 I/O7 9 16 I/O6 10 I/O2 11 14 I/O4 GND 12
|
Original
|
CY6116A
CY6117A
CY6116A
CY6117A
6116A25
CY6116A-55DMB
|
PDF
|
SN74LVC16T245
Abstract: SN74LVC16T245DGGR SN74LVC16T245DGVR SN74LVC16T245GQLR
Text: SN74LVC16T245 16ĆBIT DUALĆSUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3ĆSTATE OUTPUTS SCES585 − JULY 2004 D Control Inputs VIH/VIL Levels are D D D Referenced to VCCA Voltage VCC Isolation Feature − If Either VCC Input Is at GND, Both Ports Are in the
|
Original
|
SN74LVC16T245
16BIT
SCES585
16-bit
SN74LVC16T245
SN74LVC16T245DGGR
SN74LVC16T245DGVR
SN74LVC16T245GQLR
|
PDF
|
SN74LVC16T245
Abstract: MPDS006C SN74LVC16T245DGGR SN74LVC16T245DGVR SN74LVC16T245GQLR
Text: SN74LVC16T245 16ĆBIT DUALĆSUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3ĆSTATE OUTPUTS SCES585 − JULY 2004 D Control Inputs VIH/VIL Levels are D D D Referenced to VCCA Voltage VCC Isolation Feature − If Either VCC Input Is at GND, Both Ports Are in the
|
Original
|
SN74LVC16T245
16BIT
SCES585
16-bit
SN74LVC16T245
MPDS006C
SN74LVC16T245DGGR
SN74LVC16T245DGVR
SN74LVC16T245GQLR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74CBTD3861 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING SCDS084A – JULY 1998 – REVISED OCTOBER 1998 D 5-Ω Switch Connection Between Two Ports D TTL-Compatible Input Levels D Designed to Be Used in Level-Shifting NC A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 GND Applications
|
Original
|
SN74CBTD3861
10-BIT
SCDS084A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 19-2173; Rev 1; 7/06 Dual 10-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs MAX1183ECM+ -40°C to +85°C 48 TQFP-EP* *EP = Exposed paddle. +Denotes lead-free package. 37 38 39 40 41 42 43 44 45 46 COM VDD 1 36 2 35 GND INA+ INAVDD
|
Original
|
10-Bit,
40Msps,
MAX1183ECM+
MAX1183
|
PDF
|
WE245
Abstract: A115-A C101 SN74AVC8T245 SN74AVC8T245PW SN74AVC8T245RGYR
Text: SN74AVC8T245 8ĆBIT DUALĆSUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3ĆSTATE OUTPUTS SCES517B − DECEMBER 2003 − REVISED JUNE 2004 D Control Inputs VIH/VIL Levels Are DGV OR PW PACKAGE TOP VIEW VCCA DIR A1 A2 A3 A4 A5 A6 A7 A8 GND
|
Original
|
SN74AVC8T245
SCES517B
WE245
A115-A
C101
SN74AVC8T245
SN74AVC8T245PW
SN74AVC8T245RGYR
|
PDF
|
SCDS124
Abstract: No abstract text available
Text: SN74CB3Q3245 8-BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH SCDS124 - JULY 2003 D D D D D D RGY PACKAGE TOP VIEW DBQ, DGV, OR PW PACKAGE (TOP VIEW) NC A1 A2 A3 A4 A5 A6 A7 A8 GND 1 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 VCC OE B1 B2 B3 B4
|
Original
|
SN74CB3Q3245
SCDS124
IDTQS3VH245
|
PDF
|
CB3Q3245
Abstract: marking B8 SCDS124 bu245
Text: SN74CB3Q3245 8-BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH SCDS124 - JULY 2003 D D D D D D RGY PACKAGE TOP VIEW DBQ, DGV, OR PW PACKAGE (TOP VIEW) NC A1 A2 A3 A4 A5 A6 A7 A8 GND 1 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 VCC OE B1 B2 B3 B4
|
Original
|
SN74CB3Q3245
SCDS124
IDTQS3VH245
CB3Q3245
marking B8
bu245
|
PDF
|
traffic light controller microprocessor
Abstract: STP08CDC596
Text: STP08CDC596 8-BIT CONSTANT CURRENT LED SINK DRIVER WITH FULL OUTPUT DETECTION • ■ ■ ■ ■ ■ ■ 8 CONSTANT CURRENT OUTPUT CHANNELS ADJUSTABLE OUTPUT CURRENT THROUGH ONE EXTERNAL RESISTOR OPEN AND SHORT LINE, SHORT TO GND, SHORT TO V-LED SUPPLY ERROR
|
Original
|
STP08CDC596
STP08CDC596
traffic light controller microprocessor
|
PDF
|
LED Panel Display
Abstract: DSA0067205 STP08CDC596 L35H
Text: STP08CDC596 8-BIT CONSTANT CURRENT LED SINK DRIVER WITH FULL OUTPUT DETECTION PRELIMINARY DATA • ■ ■ ■ ■ ■ ■ 8 CONSTANT CURRENT OUTPUT CHANNELS ADJUSTABLE OUTPUT CURRENT THROUGH EXTERNAL RESISTOR OPEN AND SHORT LINE, SHORT TO GND, SHORT TO V-LED SUPPLY ERROR
|
Original
|
STP08CDC596
DIP-16
SO-16
STP08CDC596
LED Panel Display
DSA0067205
L35H
|
PDF
|
WE245
Abstract: No abstract text available
Text: SN74AVC8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS www.ti.com SCES517H – DECEMBER 2003 – REVISED FEBRUARY 2007 FEATURES • • DGV OR PW PACKAGE TOP VIEW VCCA DIR A1 A2 A3 A4 A5 A6 A7 A8 GND GND
|
Original
|
SN74AVC8T245
SCES517H
WE245
|
PDF
|
WP245
Abstract: A115-A C101 SN74AVCH8T245 SN74AVCH8T245PW SN74AVCH8T245RHLR
Text: SN74AVCH8T245 8ĆBIT DUALĆSUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3ĆSTATE OUTPUTS SCES565C − APRIL 2004 − REVISED AUGUST 2004 D Control Inputs VIH/VIL Levels Are DGV OR PW PACKAGE TOP VIEW VCCA DIR A1 A2 A3 A4 A5 A6 A7 A8 GND
|
Original
|
SN74AVCH8T245
SCES565C
WP245
A115-A
C101
SN74AVCH8T245
SN74AVCH8T245PW
SN74AVCH8T245RHLR
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: SN74AVCH4T245 4ĆBIT DUALĆSUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3ĆSTATE OUTPUTS SCES577 – JUNE 2004 D Control Inputs VIH/VIL Levels are 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCCB 1OE 2OE 1B1 1B2 2B1 2B2 GND 1DIR 2DIR 1A1 1A2 2A1
|
Original
|
SN74AVCH4T245
SCES577
|
PDF
|
SN74AVCH4T245
Abstract: SN74AVCH4T245D SN74AVCH4T245DGVR SN74AVCH4T245DR SN74AVCH4T245PW SN74AVCH4T245PWR SN74AVCH4T245RGYR
Text: SN74AVCH4T245 4ĆBIT DUALĆSUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3ĆSTATE OUTPUTS SCES577 – JUNE 2004 D Control Inputs VIH/VIL Levels are 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCCB 1OE 2OE 1B1 1B2 2B1 2B2 GND 1DIR 2DIR 1A1 1A2 2A1
|
Original
|
SN74AVCH4T245
SCES577
SN74AVCH4T245
SN74AVCH4T245D
SN74AVCH4T245DGVR
SN74AVCH4T245DR
SN74AVCH4T245PW
SN74AVCH4T245PWR
SN74AVCH4T245RGYR
|
PDF
|
IDT71V424
Abstract: 512K x 8 bit Low Power CMOS Static RAM 71V424S
Text: 3.3V CMOS Static RAM 4 Meg 512K x 8-Bit Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ IDT71V424S/YS/VS IDT71V424L/YL/VL Description 512K x 8 advanced high-speed CMOS Static RAM JEDEC Center Power / GND pinout for reduced noise Equal access and cycle times — Commercial and Industrial: 10/12/15ns
|
Original
|
IDT71V424S/YS/VS
IDT71V424L/YL/VL
10/12/15ns
36-pin,
44-pin,
IDT71V424
304-bit
IDT71V424S/YS/VS,
IDT71V424L/YL/VL,
512K x 8 bit Low Power CMOS Static RAM
71V424S
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AVCH8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS www.ti.com SCES565G – APRIL 2004 – REVISED MARCH 2007 FEATURES • • • DGV OR PW PACKAGE TOP VIEW VCCA DIR A1 A2 A3 A4 A5 A6 A7 A8 GND GND 1
|
Original
|
SN74AVCH8T245
SCES565G
|
PDF
|
WP245
Abstract: No abstract text available
Text: SN74AVCH8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS www.ti.com SCES565G – APRIL 2004 – REVISED MARCH 2007 FEATURES • • • DGV OR PW PACKAGE TOP VIEW VCCA DIR A1 A2 A3 A4 A5 A6 A7 A8 GND GND 1
|
Original
|
SN74AVCH8T245
SCES565G
WP245
|
PDF
|
SN74AVC20T245
Abstract: 1B10 SN74AVC20T245DGGR SN74AVC20T245DGVR SN74AVC20T245GQLR
Text: SN74AVC20T245 20ĆBIT DUALĆSUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3ĆSTATE OUTPUTS SCES518 − DECEMBER 2003 D Control Inputs VIH/VIL Levels are D D D D Referenced to VCCA Voltage VCC Isolation Feature − If Either VCC Input Is at GND, Both Ports Are in the
|
Original
|
SN74AVC20T245
20BIT
SCES518
SN74AVC20T245
1B10
SN74AVC20T245DGGR
SN74AVC20T245DGVR
SN74AVC20T245GQLR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AVCH8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS www.ti.com SCES565G – APRIL 2004 – REVISED MARCH 2007 FEATURES • • • DGV OR PW PACKAGE TOP VIEW VCCA DIR A1 A2 A3 A4 A5 A6 A7 A8 GND GND 1
|
Original
|
SN74AVCH8T245
SCES565G
|
PDF
|
WE245
Abstract: A115-A C101 SN74AVC8T245 SN74AVC8T245PW SN74AVC8T245RHLR
Text: SN74AVC8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS www.ti.com SCES517H – DECEMBER 2003 – REVISED FEBRUARY 2007 FEATURES • • DGV OR PW PACKAGE TOP VIEW VCCA DIR A1 A2 A3 A4 A5 A6 A7 A8 GND GND
|
Original
|
SN74AVC8T245
SCES517H
000-V
A114-A)
A115-A)
WE245
A115-A
C101
SN74AVC8T245
SN74AVC8T245PW
SN74AVC8T245RHLR
|
PDF
|
WP245
Abstract: A115-A C101 SN74AVCH8T245 SN74AVCH8T245PW SN74AVCH8T245RHLR
Text: SN74AVCH8T245 8ĆBIT DUALĆSUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3ĆSTATE OUTPUTS SCES565F − APRIL 2004 − REVISED APRIL 2005 D Control Inputs VIH/VIL Levels Are DGV OR PW PACKAGE TOP VIEW VCCA DIR A1 A2 A3 A4 A5 A6 A7 A8 GND
|
Original
|
SN74AVCH8T245
SCES565F
WP245
A115-A
C101
SN74AVCH8T245
SN74AVCH8T245PW
SN74AVCH8T245RHLR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Product specification Signetics Advanced BiCMOS Products 74ABT646 Octal bus transceiver/register 3-State FEATURES • Combines 'ABT245 and 'ABT374 type functions in one device QUICK REFERENCE DATA CONDITIONS Tan* = 2S°C;GNDsOV TYPICAL UNIT 4.4 ns V, = OV or Vcc
|
OCR Scan
|
74ABT646
ABT245
ABT374
500mA
|
PDF
|
