TMS320DM357
Abstract: No abstract text available
Text: TMS320DM357 DVEVM v2.05 Getting Started Guide Literature Number: SPRUGH0 December 2008 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any
|
Original
|
PDF
|
TMS320DM357
511458-0001B
|
SPARTAN-3e microblaze
Abstract: DS452 vhdl code for bram lmb bus timing
Text: LMB BRAM Interface Controller v2.10b DS452 April 24, 2009 Product Specification Introduction LogiCORE Facts This document provides the design specification for the Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller. The LMB BRAM Interface Controller connects to an
|
Original
|
PDF
|
DS452
SPARTAN-3e microblaze
vhdl code for bram
lmb bus timing
|
TS63
Abstract: No abstract text available
Text: Preliminary Information This document contains information on a product under development. The parametric information contains target parameters that are subject to change. CN8472/8474 Multichannel Synchronous Communications Controller MUSYCC Product Description
|
Original
|
PDF
|
CN8472/8474
Bt8474
Bt8472
Bt8474)
Bt8472)
Inte55
TS63
|
netxtreme programmer
Abstract: BCM5701 PG105R S6D0 netxtreme 57xx gigabit controller BCM5704 BCM5715 broadcom BCM5715C BCM5788/M mac 7a8 transistor
Text: Programmer’s Guide BCM57XX Host Programmer Interface Specification for the NetXtreme Family of Highly Integrated Media Access Controllers 57XX-PG105-R 5300 California Avenue • Irvine, CA 92617 • Phone: 949-926-5000 • Fax: 949-926-5203 01/29/08 BCM57XX
|
Original
|
PDF
|
BCM57XX
57XX-PG105-R
57XX-PG104-R
PG105
netxtreme programmer
BCM5701
PG105R
S6D0
netxtreme 57xx gigabit controller
BCM5704
BCM5715
broadcom BCM5715C
BCM5788/M
mac 7a8 transistor
|
ARM10TDMI
Abstract: LOG rx2 1018 ahb fsm minFrameSize-160 0x85000000 S3C2500 book national semiconductor LOG TX2 1044 0xF001000
Text: 20-S3-C2500-052002 USER'S MANUAL S3C2500 32-Bit RISC Microprocessor Revision 0 S3C2500 Preliminary Spec 1 PRODUCT OVERVIEW PRODUCT OVERVIEW 1.1 OVERVIEW Samsung's S3C2500 16/32-bit RISC microcontroller is a cost-effective, high-performance microcontroller
|
Original
|
PDF
|
20-S3-C2500-052002
S3C2500
32-Bit
S3C2500
16/32-bit
ARM10TDMI
LOG rx2 1018
ahb fsm
minFrameSize-160
0x85000000
book national semiconductor
LOG TX2 1044
0xF001000
|
TS63
Abstract: No abstract text available
Text: Preliminary Information This document contains information on a product under development. The parametric information contains target parameters that are subject to change. CN8472/8474 Multichannel Synchronous Communications Controller MUSYCC Product Description
|
Original
|
PDF
|
CN8472/8474
Bt8474
Bt8472
Bt8474)
Bt8472)
Inte55
TS63
|
HYB18M512160AF
Abstract: DDR2 layout MX25 0x80000033 DDR2 routing source code in c for interfacing of DDr2 SDRAM freescale arm processor I.MX25 AN4017 mx253 i.MX25
Text: Freescale Semiconductor Application Note Document Number: AN4017 Rev. 0, 03/2010 Interfacing mDDR and DDR2 Memories with i.MX25 by Multimedia Applications Division Freescale Semiconductor, Inc. Austin, TX This application note shows the interface between the
|
Original
|
PDF
|
AN4017
HYB18M512160AF
DDR2 layout
MX25
0x80000033
DDR2 routing
source code in c for interfacing of DDr2 SDRAM
freescale arm processor I.MX25
AN4017
mx253
i.MX25
|
DS420
Abstract: vhdl code for bram
Text: PLB Block RAM BRAM Interface Controller DS420 (v1.4.1) July 29, 2003 Product Overview Introduction LogiCORE Facts The PLB BRAM Interface Controller is a module that attaches to the PLB (Processor Local Bus). This controller supports the PLB V3.4 byte enable architecture. Any access size up to the width of the PLB data bus is
|
Original
|
PDF
|
DS420
DS420
vhdl code for bram
|
js83
Abstract: 28f040 JS98 edo dram 72-pin simms 64mb JS108 JS-105 74LS373SC JS31-JS32 JS107 BYU25
Text: 32-bit i960Jx Galileo-5 Evaluation & Development Preliminary May 96, Rev. 1.0 System NOTE: Always contact Galileo Technology for possible updates before starting a design. FEATURES • Flexible evaluation, benchmark, software, and hardware development system for the GT-32090 System
|
Original
|
PDF
|
32-bit
i960Jx
GT-32090
MON960)
i960Jx
33MHz
16MHz
66MHz
js83
28f040
JS98
edo dram 72-pin simms 64mb
JS108
JS-105
74LS373SC
JS31-JS32
JS107
BYU25
|
Untitled
Abstract: No abstract text available
Text: CN8478/74A/72A/71A Multichannel Synchronous Communications Controller MUSYCC Data Sheet 28478-DSH-002-C November 2005 Ordering Information Ordering Number Version Package Temperature Range 28475-17 32-Channel 208-Pin Plastic Quad Flat Pack (PQFP) –40 °C to +85 °C
|
Original
|
PDF
|
CN8478/74A/72A/71A
28478-DSH-002-C
32-Channel
64-Channel
128-Channel
256-Channel
256-Channel
|
lms 100 airflow diagram
Abstract: CN8370 ebe switches str*68 CN8471A CN8472A CN8474A CN8478 M66EN 28478G
Text: CN8478/74A/72A/71A Multichannel Synchronous Communications Controller MUSYCC Data Sheet 28478-DSH-002-D Mindspeed Technologies Preliminary Information / Mindspeed Proprietary and Confidential October 2006 Ordering Information Ordering Number Version
|
Original
|
PDF
|
CN8478/74A/72A/71A
28478-DSH-002-D
32-Channel
208-Pin
64-Channel
128-Channel
256-Channel
lms 100 airflow diagram
CN8370
ebe switches
str*68
CN8471A
CN8472A
CN8474A
CN8478
M66EN
28478G
|
nForce4
Abstract: nForce4 sli nvidia nforce4 89HPES64H16 PES24NT3 0x800000C0 EB64H16 PCIE interface 0X387 NVIDIA sli
Text: Application Note AN-571 PCI Express® System Interconnect Software Architecture for x86-based Systems By Kwok Kong and Alex Chang Notes Introduction A multi-peer system using a standard-based PCI Express® multi-port switch as the System Interconnect was described in an IDT white paper by Kwok Kong[1]. That white paper described the different address
|
Original
|
PDF
|
AN-571
x86-based
89EBPES64H16
89HPES64H16
89HPES24NT3
nForce4
nForce4 sli
nvidia nforce4
PES24NT3
0x800000C0
EB64H16
PCIE interface
0X387
NVIDIA sli
|
CN8471AEPF
Abstract: CN8471AKPF CN8472AEPF CN8472AKPF CN8474AEPF CN8474AKPF CN8478 CN8478AEPF CN8478AKPF
Text: Preliminary Information This document contains information on a product under development. The parametric information contains target parameters that are subject to change. CN8478/CN8474A/CN8472A/CN8471A Multichannel Synchronous Communications Controller MUSYCC
|
Original
|
PDF
|
CN8478/CN8474A/CN8472A/CN8471A
CN8478
CN8471AEPF
CN8471AKPF
CN8472AEPF
CN8472AKPF
CN8474AEPF
CN8474AKPF
CN8478
CN8478AEPF
CN8478AKPF
|
TMS320C64xx
Abstract: 6713 SPRU266 SPRU401J pulse code interval encoding using c6713 pulse code interval encoding using c6713 timer 458 TIMER CIRCUIT COLLECTION B536 rld bh-16 SPRU401 TMS320C64xx cpu
Text: TMS320C6000 Chip Support Library API Reference Guide Literature Number SPRU401J August 2004 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any
|
Original
|
PDF
|
TMS320C6000
SPRU401J
Index-11
B-416
Index-12
TMS320C64xx
6713 SPRU266
SPRU401J
pulse code interval encoding using c6713
pulse code interval encoding using c6713 timer
458 TIMER CIRCUIT COLLECTION
B536
rld bh-16
SPRU401
TMS320C64xx cpu
|
|
|
S3C2500
Abstract: S3C2510 ARM10TDMI MCR 100-6 P 1037 fm receiver ic MRC D17 ARM9TDMI comparison between ARM7TDMI and ARM10TDMI highway speed checker IC data book free download
Text: 21-S3C2500B-032003 USER'S MANUAL S3C2500B 32-Bit RISC Microprocessor Revision 1 S3C2500B 32-BIT RISC MICROPROCESSOR USER'S MANUAL Revision 1 Important Notice The information in this publication has been carefully checked and is believed to be entirely accurate at the
|
Original
|
PDF
|
21-S3C2500B-032003
S3C2500B
32-Bit
S3C2500B
272-pin
272-BGA-2727-AN)
S3C2500
S3C2510
ARM10TDMI
MCR 100-6 P
1037 fm receiver ic
MRC D17
ARM9TDMI
comparison between ARM7TDMI and ARM10TDMI
highway speed checker
IC data book free download
|
MPC8360E user manual
Abstract: 88E1111 PHY registers map MPC8360 mpc8360e processor schematic 10-pin rj45 connector MPC8360E MPC83xx 88e1111 phy mii M2EC 88E1111 RGMII config
Text: MPC8360 MDS Processor Board User Manual Rev. A.1 05/2006 MPC8360 MDS Processor Board, Rev. A.1 2 Freescale Semiconductor Contents Chapter 1 General Information 1.1 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
|
Original
|
PDF
|
MPC8360
MPC8360E user manual
88E1111 PHY registers map
mpc8360e processor schematic
10-pin rj45 connector
MPC8360E
MPC83xx
88e1111 phy mii
M2EC
88E1111 RGMII config
|
ASTEC RF modulator um1233
Abstract: ASTEC um1233 um1233 ASTEC RF modulator mcm54400az PAL16LB MC44200 ASTEC RF modulator um1233 data sheet CSR1T RCA 8 way video splitter circuit diagram
Text: MOTOROLA Order this document Freescale Semiconductor, Inc. SEMICONDUCTOR APPLICATION NOTE as AN492/D AN4921D A video display board for CD-i development Cohn MacDonald, CD-i and Multimedia Group. Motorola Ltd., East Kilbride, Scotland. Freescale Semiconductor, Inc.
|
Original
|
PDF
|
AN492/D
AN4921D
88Tanners
ASTEC RF modulator um1233
ASTEC um1233
um1233
ASTEC RF modulator
mcm54400az
PAL16LB
MC44200
ASTEC RF modulator um1233 data sheet
CSR1T
RCA 8 way video splitter circuit diagram
|
Sony Semiconductor Replacement Handbook 1991
Abstract: sony bx 1387 XDR Rambus transistor D880 yc 2604 replacement toshiba 2685 DL-0171 D880 2006 international 9400 wiring diagram sony x35
Text: Title Page Cell Broadband Engine CMOS SOI 90 nm Hardware Initialization Guide Version 1.5 November 30, 2007 Copyright and Disclaimer Copyright International Business Machines Corporation, Sony Computer Entertainment Incorporated, Toshiba Corpora- tion 2006, 2007
|
Original
|
PDF
|
DL-0178)
Sony Semiconductor Replacement Handbook 1991
sony bx 1387
XDR Rambus
transistor D880
yc 2604 replacement
toshiba 2685
DL-0171
D880
2006 international 9400 wiring diagram
sony x35
|
d880
Abstract: transistor d880 d880 datasheet D880 pin out DL-0159 XDR Rambus d880 y sony x35 D870 d880 transistor
Text: Title Page PowerXCell 8i CMOS SOI 65 nm Hardware Initialization Guide Version 1.2 December 8, 2008 Copyright and Disclaimer Copyright International Business Machines Corporation 2007, 2008 All Rights Reserved Printed in the United States of America December 2008
|
Original
|
PDF
|
|
YLE relay
Abstract: CN8471AEPF ebe switches CN8471AKPF CN8472AEPF CN8472AKPF CN8474AEPF CN8474AKPF CN8478 CN8478AEPF
Text: Preliminary Information C a H E X A T This document contains information on a product under development. The parametric information contains target parameters that are subject to change. CN8478/CN8474A/CN8472A/CN8471A Multichannel Synchronous Communications Controller MUSYCC
|
OCR Scan
|
PDF
|
CN8478/CN8474A/CN8472A/CN8471A
CN8478
N8478DSB
YLE relay
CN8471AEPF
ebe switches
CN8471AKPF
CN8472AEPF
CN8472AKPF
CN8474AEPF
CN8474AKPF
CN8478
CN8478AEPF
|
ld25 cv
Abstract: circuit diagram of new holland fx 58 LA7235
Text: TMS320C44 DIGITAL SIGNAL PROCESSOR SPRS031B - AUGUST 1994 - REVISED DECEMBER 1995 Highest Performance Floating-Point Digital Signal Processor DSP - TMS320C44-60: 33-ns Instruction Cycle Time, 330 MOPS, 60 MFLOPS, 30 MIPS, 336M Bytes/s - TMS320C44-50: 40-ns Instruction Cycle Time
|
OCR Scan
|
PDF
|
TMS320C44
SPRS031B
TMS320C44-60:
33-ns
TMS320C44-50:
40-ns
IEEE-754
320C3x
320C4x
40-Bit
ld25 cv
circuit diagram of new holland fx 58
LA7235
|
L8474
Abstract: 847X TIC125 HDLC-FCS16
Text: System Overview The Brooktree Multichannel Synchronous Communications Controller MUSYCC multiplexes and demultiplexes up to 128 data channels. Each chan nel can be configured to support HDLC, Transparent, or SS7 applications. MUSYCC operates at Layer 2 (the data link protocol level) of the reference
|
OCR Scan
|
PDF
|
64-channel
Bt8472
128-channel
Bt8474.
32-bit-field
L8474
847X
TIC125
HDLC-FCS16
|
L8474
Abstract: bt8474kpf
Text: Bt8472/B M u ltic h a n n e l. C o m m im ic a ti R o c k w e l l S e m ic o n d u c to r S y s t e m s P re lim in a ry Inform ation This document contains information on a new product. The parametric information, although not fully characterized, is the result of testing initial devices.
|
OCR Scan
|
PDF
|
Bt8472/B
Bt8472/Bt8474
Bt8474
Bt8472
Bt8474)
Bt8472)
L8474
bt8474kpf
|
MARKING S410
Abstract: No abstract text available
Text: Bt8472/8474 Multichannel Synchronous Communications Controller MUSYCC Distinguishing Features Product Description The Bt8474 and Bt8472 are advanced Multichannel Synchronous Communications Controllers (MUSYCC ) that format and deformat up to 128 (Bt8474) or 64 (Bt8472) High-Level Data Link Control (HDLC) channels in
|
OCR Scan
|
PDF
|
Bt8472/8474
Bt8474
Bt8472
Bt8474)
Bt8472)
32-bit-field
N8474DSB
MARKING S410
|