mbus
Abstract: SK 8022 ace dsc hen nu SM 8002 C
Text: IDT77V011 DATA PATH INTERFACE DPI TO UTOPIA LEVEL 2 TRANSLATION DEVICE Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Single chip interface between multiple UTOPIA PHYs and a single Data Path Interface (DPI). Ideal for xDSL DSLAM and 25Mbps switching applications.
|
Original
|
IDT77V011
25Mbps
16bit
50MHz.
5248drw26a
32-bytes
31-bytes.
5348drw18.
5348tbl28.
mbus
SK 8022
ace dsc hen nu
SM 8002 C
|
PDF
|
bfp760
Abstract: ADSP-TS201 reverse carry addition WPCT ADSP-21263 C-15 ts101 dsp application note boot kernel for the ADSP-21369 xr120xddddcccc "vector instructions" saturation
Text: ADSP-TS201 TigerSHARC Processor Programming Reference Revision 1.1, April 2005 Part Number 82-000810-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2005 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express
|
Original
|
ADSP-TS201
bfp760
reverse carry addition
WPCT
ADSP-21263
C-15
ts101 dsp application note
boot kernel for the ADSP-21369
xr120xddddcccc
"vector instructions" saturation
|
PDF
|
77V011
Abstract: 77V400 IDT77011 IDT77V011 IDT77V400 IDTV400 intel 8008 cpu
Text: IDT77V011 Data Path Interface DPI to Utopia Level 2 Translation Device )HDWXU WXUHV Single chip interface between multiple UTOPIA PHYs and a single Data Path Interface (DPI). Ideal for xDSL DSLAM and 25Mbps switching applications. Supports ATM Forum UTOPIA Level 2 interface in both 8-bit
|
Original
|
IDT77V011
25Mbps
16-bit
50MHz.
5348drw18.
5348tbl28.
77V011
77V400
IDT77011
IDT77V011
IDT77V400
IDTV400
intel 8008 cpu
|
PDF
|
ADSP-TS201 SDRAM
Abstract: TigerSHARC DSP Instruction set specification ADSP-TS201
Text: TigerSHARC Embedded Processor ADSP-TS202S a KEY FEATURES 1149.1 IEEE-compliant JTAG test access port for on-chip emulation On-chip arbitration for glueless multiprocessing 500 MHz, 2.0 ns instruction cycle rate 12M bits of internal—on-chip—DRAM memory
|
Original
|
576-ball)
32-bit
40-bit
64-bit
14-channel
ADSP-TS202S
BP-576
576-Ball
ADSP-TS202SABP-050
ADSP-TS201 SDRAM
TigerSHARC DSP Instruction set specification
ADSP-TS201
|
PDF
|
smd w20
Abstract: adsp ts201 link port ts201 SMD transistor k23 y6 smd transistor 32X32 ADSP-TS202S
Text: TigerSHARC Embedded Processor ADSP-TS202S Preliminary Technical Data KEY FEATURES KEY BENEFITS 500 MHz, 2.0 ns Instruction Cycle Rate 12M Bits of Internal—On-Chip—DRAM Memory 25x25 mm 576-Ball Thermally Enhanced Ball Grid Array Package Dual Computation Blocks—Each Containing an ALU, a Multiplier, a Shifter, and a Register File
|
Original
|
ADSP-TS202S
576-Ball)
High-PerforADSP-TS202SABP-X
12Mbit
BP-576
C00000-0-03/03
smd w20
adsp ts201
link port ts201
SMD transistor k23
y6 smd transistor
32X32
ADSP-TS202S
|
PDF
|
smd 03 jb3
Abstract: l3bc
Text: TigerSHARC Embedded Processor ADSP-TS202S a KEY FEATURES 1149.1 IEEE-compliant JTAG test access port for on-chip emulation On-chip arbitration for glueless multiprocessing 500 MHz, 2.0 ns instruction cycle rate 12M bits of internal—on-chip—DRAM memory
|
Original
|
576-ball)
32-bit
40-bit
64-bit
14-channel
ADSP-TS202S
BP-576
576-Ball
ADSP-TS202SABP-050
smd 03 jb3
l3bc
|
PDF
|
Fcc907
Abstract: F2MC-16
Text: CM42-00327-1E FUJITSU SEMICONDUCTOR CONTROLLER MANUAL 2 F MC-16 FAMILY 16-BIT MICROCONTROLLER EMBEDDED C PROGRAMMING MANUAL FOR fcc907 2 F MC-16 FAMILY 16-BIT MICROCONTROLLER EMBEDDED C PROGRAMMING MANUAL FOR fcc907 FUJITSU LIMITED PREFACE • Objectives and Intended Reader
|
Original
|
CM42-00327-1E
2MC-16
16-BIT
fcc907
F2MC-16L/16LX/16/16H/16F
F2MC-16
Fcc907
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IDT77V011 Data Path Interface DPI to Utopia Level 2 Translation Device )HDWXU WXUHV Single chip interface between multiple UTOPIA PHYs and a single Data Path Interface (DPI). Ideal for xDSL DSLAM and 25Mbps switching applications. Supports ATM Forum UTOPIA Level 2 interface in both 8-bit
|
Original
|
IDT77V011
25Mbps
16-bit
50MHz.
5348drw18.
5348tbl28.
|
PDF
|
ADSP2191
Abstract: ADSP-2191 AN-572
Text: a AN-572 APPLICATION NOTE One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106 • 781/329-4700 • World Wide Web Site: http://www.analog.com Overlay Linking on the ADSP-219x By David Starr OVERVIEW This applications note is for software designers starting
|
Original
|
AN-572
ADSP-219x
ADSP-219x
ADSP21xx
24-bit
ADSP2191
ADSP-2191
AN-572
|
PDF
|
doorbell project
Abstract: VIA 1394 80C32 TSB43AA82 TSB43AA82A TSB42AA82 LynxSoft app abstract
Text: TSB43AA82 iSphynxII Lynxsoft SBPĆ2 Target Firmware Programmer's Guide User’s Guide June 2003 Catalog Interface Solutions SLLU061 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications,
|
Original
|
TSB43AA82
SLLU061
0x0231
0x0250
0x0251
0x0261
doorbell project
VIA 1394
80C32
TSB43AA82
TSB43AA82A
TSB42AA82
LynxSoft
app abstract
|
PDF
|
ADSP-TS202S
Abstract: ADSP-TS202
Text: TigerSHARC Embedded Processor ADSP-TS202S a KEY FEATURES KEY BENEFITS 500 MHz, 2.0 ns instruction cycle rate 12M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a multiplier, a shifter, and a register file
|
Original
|
ADSP-TS202S
576-ball)
14-channel
ADSP-TS202SABP-050
BP-576
C04325-0-11/04
ADSP-TS202S
ADSP-TS202
|
PDF
|
0251X
Abstract: ADSP-TS202S smd code AA5 ADSP-TS201 SDRAM ADSP-TS201
Text: TigerSHARC Embedded Processor ADSP-TS202S a KEY FEATURES 1149.1 IEEE-compliant JTAG test access port for on-chip emulation On-chip arbitration for glueless multiprocessing 500 MHz, 2.0 ns instruction cycle rate 12M bits of internal—on-chip—DRAM memory
|
Original
|
ADSP-TS202S
576-ball)
32-bit
40-bit
64-bit
14-channel
ADSP-TS202SABPZ0503
BP-576
576-Ball
0251X
ADSP-TS202S
smd code AA5
ADSP-TS201 SDRAM
ADSP-TS201
|
PDF
|
32X32
Abstract: ADSP-TS202S ds206 l3bc ADDR31-0 b14 smd
Text: PRELIMINARY TECHNICAL DATA TigerSHARC Embedded Processor ADSP-TS202S a Preliminary Technical Data KEY FEATURES 500 MHz, 2.0 ns Instruction Cycle Rate 12M Bits of Internal—On-Chip—DRAM Memory 25؋25 mm 576-Ball Thermally Enhanced Ball Grid Array Package
|
Original
|
ADSP-TS202S
576-Ball)
ADSP-TS202SABP-ENG
12Mbit
BP-576
32X32
ADSP-TS202S
ds206
l3bc
ADDR31-0
b14 smd
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TigerSHARC Embedded Processor ADSP-TS202S a KEY FEATURES 1149.1 IEEE-compliant JTAG test access port for on-chip emulation On-chip arbitration for glueless multiprocessing 500 MHz, 2.0 ns instruction cycle rate 12M bits of internal—on-chip—DRAM memory
|
Original
|
ADSP-TS202S
576-ball)
32-bit
40-bit
64-bit
14-channel
ADSP-TS202SABPZ0503
BP-576
576-Ball
|
PDF
|