DDR2-667
Abstract: SSTUA32864 SSTUA32866 SSTUA32S865 TFBGA160
Text: SSTUA32S865 1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-667 RDIMM applications Rev. 02 — 16 March 2007 Product data sheet 1. General description The SSTUA32S865 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank by four 2R x 4 and similar high-density Double Data Rate 2 (DDR2) memory
|
Original
|
PDF
|
SSTUA32S865
28-bit
DDR2-667
SSTUA32S865
14-bit
DDR2-667
SSTUA32864
SSTUA32866
TFBGA160
|
SSTUA32864
Abstract: SSTUA32866
Text: SSTUG32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applications Rev. 01 — 23 April 2007 Product data sheet 1. General description The SSTUG32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUG32868
28-bit
SSTUG32868
14-bit
SSTUA32864
SSTUA32866
|
DDR2-800
Abstract: SSTUA32864 SSTUA32866 E6G3
Text: SSTUM32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 02 — 2 March 2007 Product data sheet 1. General description The SSTUM32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUM32868
28-bit
DDR2-800
SSTUM32868
14-bit
SSTUA32864
SSTUA32866
E6G3
|
Q1412
Abstract: ICS97ULP877 ICSSSTUBF32866A Q11A Q13A
Text: ICSSSTUBF32866A Advance Information Integrated Circuit Systems, Inc. 25-Bit Configurable Registered Buffer for DDR2 Pin Configuration Recommended Application: • DDR2 Memory Modules • Provides complete DDR DIMM solution with ICS97ULP877 • Ideal for DDR2 667, and 800
|
Original
|
PDF
|
ICSSSTUBF32866A
25-Bit
ICS97ULP877
14-bit
ICSSSTUA32864
10-0055C
ICSSSTUBF32866Az
MO-205
Q1412
ICS97ULP877
ICSSSTUBF32866A
Q11A
Q13A
|
ULP877
Abstract: IDTCSPUA877A MO-205 SSTU32864 ICS97ULP877 ICS98ULPA877A ICSSSTUB32871A D0-D20
Text: ICSSSTUB32871A Integrated Circuit Systems, Inc. 27-Bit Registered Buffer for DDR2 Recommended Application: • DDR2 Memory Modules • Provides complete DDR DIMM solution with ICS98ULPA877A, ICS97ULP877, or IDTCSPUA877A • Optimized for DDR2 400/533/667 JEDEC 4 Rank
|
Original
|
PDF
|
ICSSSTUB32871A
27-Bit
ICS98ULPA877A,
ICS97ULP877,
IDTCSPUA877A
SSTU32864
ULP877
ULPA877A,
IDTCSPUA877A
MO-205
SSTU32864
ICS97ULP877
ICS98ULPA877A
ICSSSTUB32871A
D0-D20
|
DDR2 DIMM 240 pinout
Abstract: DDR2-667 Q11A Q13A SSTUA32864 SSTUA32864EC 96-ball
Text: SSTUA32864 1.8 V configurable registered buffer for DDR2-667 RDIMM applications Rev. 01 — 12 May 2005 Product data sheet 1. General description The SSTUA32864 is a 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer designed for 1.7 V to 2.0 V VDD operation.
|
Original
|
PDF
|
SSTUA32864
DDR2-667
SSTUA32864
25-bit
14-bit
DDR2 DIMM 240 pinout
Q11A
Q13A
SSTUA32864EC
96-ball
|
DDR2-667
Abstract: Q11A SSTUA32866 SSTUA32866EC
Text: SSTUA32866 1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-667 RDIMM applications Rev. 01 — 15 July 2005 Product data sheet 1. General description The SSTUA32866 is a 1.8 V configurable register specifically designed for use on DDR2
|
Original
|
PDF
|
SSTUA32866
25-bit
14-bit
DDR2-667
SSTUA32866
Q11A
SSTUA32866EC
|
Q11A
Abstract: Q13A SSTU32864 SSTU32864EC
Text: SSTU32864 1.8 V configurable registered buffer for DDR2 RDIMM applications Rev. 02 — 22 October 2004 Product data sheet 1. General description The SSTU32864 is a 25-bit 1:1 or 14-bit 1:2 configurable registered buffer designed for 1.7 V to 1.9 V VDD operation.
|
Original
|
PDF
|
SSTU32864
SSTU32864
25-bit
14-bit
Q11A
Q13A
SSTU32864EC
|
Untitled
Abstract: No abstract text available
Text: SSTUG32866 1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applications Rev. 01 — 29 June 2007 Product data sheet 1. General description The SSTUG32866 is a 1.8 V configurable register specifically designed for use on DDR2
|
Original
|
PDF
|
SSTUG32866
25-bit
14-bit
SSTUG32866
|
Untitled
Abstract: No abstract text available
Text: SSTUB32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 04 — 22 April 2010 Product data sheet 1. General description The SSTUB32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUB32868
28-bit
DDR2-800
SSTUB32868
14-bit
|
Untitled
Abstract: No abstract text available
Text: SSTVF16859 13-bit 1 : 2 SSTL_2 registered buffer for DDR Rev. 02 — 19 July 2005 Product data sheet 1. General description The SSTVF16859 is a 13-bit to 26-bit SSTL_2 registered driver with differential clock inputs, designed to operate between 2.3 V and 2.7 V for PC1600-PC2700 applications or
|
Original
|
PDF
|
SSTVF16859
13-bit
SSTVF16859
26-bit
PC1600-PC2700
PC3200
|
Untitled
Abstract: No abstract text available
Text: SSTUM32865 1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-800 RDIMM applications Rev. 01 — 19 September 2007 Product data sheet 1. General description The SSTUM32865 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank by four 2R x 4 and similar high-density Double Data Rate 2 (DDR2) memory modules. It
|
Original
|
PDF
|
SSTUM32865
28-bit
DDR2-800
SSTUM32865
14-bit
|
Untitled
Abstract: No abstract text available
Text: ICSSSTUB32872A Integrated Circuit Systems, Inc. Advance Information 28-Bit Registered Buffer for DDR2 Recommended Application: • DDR2 Memory Modules • Provides complete DDR DIMM solution with ICS98ULPA877A, ICS97ULP877, or IDTCSPUA877A • Optimized for DDR2 400/533/667 JEDEC 4 Rank
|
Original
|
PDF
|
ICSSSTUB32872A
28-Bit
ICS98ULPA877A,
ICS97ULP877,
IDTCSPUA877A
SSTU32864
IDTCSPUA877A"
|
PI74
Abstract: PI74SSTU32866 Q13A SN74SSTU32866 SSTU32866
Text: PI74SSTU32866 25-bit 1:1 or 14-bit 1:2 Configurable Registered Buffer with Parity Product Features Product Description • PI74 SSTU32866 is designed for low-voltage operation, VDD = 1.8V • Supports Low Power Standby Operation • All Inputs are SSTL_18 Compatible, except RST, C0, C1,
|
Original
|
PDF
|
PI74SSTU32866
25-bit
14-bit
SSTU32866
PS8739
PI74
PI74SSTU32866
Q13A
SN74SSTU32866
|
|
DDR2-800
Abstract: SSTUA32866 SSTUB32866 ic PRESSURE SENSOR
Text: SSTUP32866 1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity and programmable output for DDR2-800 RDIMMs Rev. 02 — 14 September 2006 Product data sheet 1. General description The SSTUP32866 is a 1.8 V configurable register specifically designed for use on DDR2
|
Original
|
PDF
|
SSTUP32866
25-bit
14-bit
DDR2-800
SSTUP32866
SSTUA32866
SSTUB32866
ic PRESSURE SENSOR
|
A114
Abstract: JESD22 JESD78 PC3200 SSTV16859 SSTVF16859 TSSOP64
Text: SSTVF16859 13-bit 1 : 2 SSTL_2 registered buffer for DDR Rev. 02 — 19 July 2005 Product data sheet 1. General description The SSTVF16859 is a 13-bit to 26-bit SSTL_2 registered driver with differential clock inputs, designed to operate between 2.3 V and 2.7 V for PC1600-PC2700 applications or
|
Original
|
PDF
|
SSTVF16859
13-bit
SSTVF16859
26-bit
PC1600-PC2700
PC3200
A114
JESD22
JESD78
SSTV16859
TSSOP64
|
PS8772
Abstract: No abstract text available
Text: PI74SSTUA32866 25-bit 1:1 or 14-bit 1:2 Configurable Registered Buffer with Parity Product Features Product Description • PI74SSTUA32866 is for low-voltage operation, VDD = 1.8V • Supports Low Power Standby Operation • All Inputs are SSTL_18 Compatible, except RST, C0, C1,
|
Original
|
PDF
|
PI74SSTUA32866
25-bit
14-bit
PI74SSTUA32866
DDR2-667/533/400
002aaa376
PS8772
PS8772
|
Untitled
Abstract: No abstract text available
Text: SSTUB32865 1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-800 RDIMM applications Rev. 03 — 27 March 2007 Product data sheet 1. General description The SSTUB32865 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank by four 2R x 4 and similar high-density Double Data Rate 2 (DDR2) memory modules. It
|
Original
|
PDF
|
SSTUB32865
28-bit
DDR2-800
SSTUB32865
14-bit
|
Untitled
Abstract: No abstract text available
Text: SSTUG32865 1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-1G RDIMM applications Rev. 01 — 16 August 2007 Product data sheet 1. General description The SSTUG32865 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank by four 2R x 4 and similar high-density Double Data Rate 2 (DDR2) memory modules. It
|
Original
|
PDF
|
SSTUG32865
28-bit
SSTUG32865
14-bit
|
SSTU32864
Abstract: SSTU32865 SSTU32866 SSTUH32865 SSTUH32865ET
Text: SSTUH32865 1.8 V 28-bit high output drive 1:2 registered buffer with parity for DDR2 RDIMM applications Rev. 01 — 11 March 2005 Product data sheet 1. General description The SSTUH32865 is a 1.8 V 28-bit high output drive 1:2 register specifically designed for
|
Original
|
PDF
|
SSTUH32865
28-bit
SSTUH32865
14-bit
SSTU32864
SSTU32865
SSTU32866
SSTUH32865ET
|
CWQCCN IC PACKAGE
Abstract: SSTU32864 SSTU32866 SSTUH32866 SSTUH32866EC
Text: SSTUH32866 1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2 RDIMM applications Rev. 01 — 13 May 2005 Product data sheet 1. General description The SSTUH32866 is a 1.8 V configurable register specifically designed for use on DDR2
|
Original
|
PDF
|
SSTUH32866
25-bit
14-bit
SSTUH32866
JESD82-7
SSTU32864
CWQCCN IC PACKAGE
SSTU32866
SSTUH32866EC
|
Q22x
Abstract: Q5A H7
Text: SSTUM32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 01 — 12 September 2006 Product data sheet 1. General description The SSTUM32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUM32868
28-bit
DDR2-800
SSTUM32868
14-bit
Q22x
Q5A H7
|
SMD capacitor aa4 aa5
Abstract: J2 Q24A B sot932 Q5A H7 TFBGA176
Text: SSTUB32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 02 — 12 September 2006 Product data sheet 1. General description The SSTUB32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUB32868
28-bit
DDR2-800
SSTUB32868
14-bit
SMD capacitor aa4 aa5
J2 Q24A B
sot932
Q5A H7
TFBGA176
|
AA7 smd diode
Abstract: J2 Q24A B Q22x data sheet for all smd components diode smd m7 DDR2-800 SSTUA32864 SSTUA32866 Q20x SMD capacitor aa4 aa5
Text: SSTUB32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 04 — 22 April 2010 Product data sheet 1. General description The SSTUB32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUB32868
28-bit
DDR2-800
SSTUB32868
14-bit
AA7 smd diode
J2 Q24A B
Q22x
data sheet for all smd components
diode smd m7
SSTUA32864
SSTUA32866
Q20x
SMD capacitor aa4 aa5
|