IN937
Abstract: IN936 IN937A IN939 IN936A IN937 Diode 1N9388 IN938A IN937B IN938B
Text: b3E J> • 1N935B, 1N937B, 1N938B, AND 1N939B AVAILABLE IN JA N TX m E B D S S S 1! 000045b AT? « C D I AND JANTXV • 1N935B-1,1N937B-1,1N9388-1, AND 1N939B-1 AVAILABLE IN iA N T X M ID JANTXV 1N935 thru 1N939B and 1N935B-1 thru 1N939B-1 • 9.0 m i NOMINAL ZENER VOLTAGE
|
OCR Scan
|
1N935B,
1N937B,
1N938B,
1N939B
1N935B-1
1N937B-1
1N9388-1,
1N939B-1
1N935
IN937
IN936
IN937A
IN939
IN936A
IN937 Diode
1N9388
IN938A
IN937B
IN938B
|
PDF
|
sivb*60
Abstract: sivb60 sivb sivb40 SIV-b60 SHINDENGEN DIODE
Text: SHINDENGEN ELECTRIC MFG 54E D • 021^307 0000455 354 « S H E J ■ O U T L IN E D IM E N S IO N S S1VBD 15.6 ±03 : D 600V 1A 9 7 * ( M + © © © (D © U n it • mm ■ R A T IN G S Absolute Maximum Ratings m @ Item S to ra g e T e m p e ra tu re
|
OCR Scan
|
SIVB40
SIVB60
50HzIE
000045b
sivb*60
sivb
SIV-b60
SHINDENGEN DIODE
|
PDF
|
T76B
Abstract: microchannel ibm technical microchannel 5 pin reset ic ARB IBM T61
Text: P L X TECHNOLOCY CORP 52E ]> • bflSSlMT 00GD453 53T «PLX MC 9010 Micro Channel Bus Master Interface Chip for _National DP83932 Ethernet Controller T■C H N O Ï p î r T April 1992 ~TzSô> Features_ General Description_
|
OCR Scan
|
00GD453
DP83932
128-pin
T76B
microchannel
ibm technical microchannel
5 pin reset ic ARB
IBM T61
|
PDF
|
Untitled
Abstract: No abstract text available
Text: pknu 1 0 7 'ö iD rl" I U / 5-550 MHz Standard Hybrid Amplifier Parameters 5 -5 5 0 M H z bandwidth Specification limit Tem perature +25 Frequency range Broadband low power unit 5 -5 5 0 Small signal gain MHz dB 14.8 ± 0 .5 Gain vs. temperature Low noise figure, less
|
OCR Scan
|
744T331
000045b
H31-0107
|
PDF
|
Untitled
Abstract: No abstract text available
Text: VITELIC CORP V 1BE D | ^502310 U o q q ^ VITELIC V61C16 FAMILY HIGH PERFORMANCE LOW POWER 2K 8 BIT CMOS STATIC RAM 4 | J M io 'Z y~ x Features Description • High Speed • Maximum access time of 25/35/45/55/70 ns • Equal access and cycle times The V61C16 is a high speed, low power, 2048-word
|
OCR Scan
|
V61C16
2048-word
015A060
064U00
|
PDF
|
M78004PX-20A
Abstract: M78004PX20A
Text: The M78004PX-20A & -24A are 512 words by 8 bits, clocked, static Dual Port Random Access Memory DPRAM devices with 200 ns and 240 ns access times, respectively. They can be viewed as a shared memory in that any cell can be accessed from either of two ports. Each port is totally independent from the other. All address, data, and read/write
|
OCR Scan
|
M78004PX-20A
40-pin
M79004PX-20A
0D0D457
T-46-23-12
M78004PX-20A
M78004PX-24A
M79004PX-20A
M79004PX-24A
M78004PX20A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TELEDYNE MICROELECTRONICS ^WTELEDYNE MICROELECTRONK 20E D • 0=110103 0000453 4 SPECIFIC TO APPLICATION HYBRIDS 'X ASH 2295000-3 UNIVERSAL BULK-MEMORY HYBRÏD Features □ a □ □ □ □ □ □ □ □ a a □ □ High-density 4Mbit C M O S EEP R O M module,
|
OCR Scan
|
250ns.
500mW.
|
PDF
|
oti 64105
Abstract: oti-088
Text: OAK TECHNOLOGY Multimedia Solutions in Silicon SPITFIRE 64-bit Multimedia GUI Accelerator OTI-64107/64105 Preliminary Specification September 1994 Oak Technology, Inc. • 139 Kifer Court • Sunnyvale, CA 94086 *Phone 408 737-0888 • FAX (408) 737-3838
|
OCR Scan
|
64-bit
OTI-64107/64105
QD00311
b72T4a5
oti 64105
oti-088
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AVG Semiconductors DDi Technical Data DV74HC165 8-Bit Parallel Load Shift Register This device is an 8 -Bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel loading occurs asynchronously from the P0-P7 inputs when
|
OCR Scan
|
DV74HC165
D00M57
1-800-AVG-SEMI
|
PDF
|
YAC512-M
Abstract: yac512 Yamaha YMF262 YMZ263 vllb mma 300 YMF262 PMM542 YAC512M ymz2
Text: -y -n 4 - 0 & ON C HIP SYSTEMS S 2E » • b7T0MS7 0000451 0 1 733 « O C S OnChip Systems p ^ iu iM io iim m f p ir a y o T s f i © i f d © a t i i @ in! Multimedia Audio Mixer/Filter Features: • • • • • • • • • One chip solution for most analog functions
|
OCR Scan
|
|
PDF
|
LF XTAL
Abstract: No abstract text available
Text: \c\ CH9089 CHRONTEL Preliminary PCI Clock Generator Features Description Generates preset CPU and PCI frequencies, 1 peripheral clock, and buffers the input reference frequency CH9089 is a triple PLL clock generator designed for mixing 5V system logic chipsets with 3.3V Pentium
|
OCR Scan
|
CH9089
x86-based
00004L
LF XTAL
|
PDF
|