Power ISA Architecture version 2.03
Abstract: PowerPC Power ISA Architecture 0104 FRB powerpc 405 VR11 VR30 intel VR12 Sony Semiconductor Replacement Handbook rfid Rc 522 "vector instructions" saturation
Text: Title Page PowerPC Microprocessor Family: Vector/SIMD Multimedia Extension Technology Programming Environments Manual Version 2.07c October 26, 2006 Copyright and Disclaimer Copyright International Business Machines Corporation 1998, 2003, 2004, 2005, 2006
|
Original
|
|
PDF
|
cake power
Abstract: 0X00 Floating-Point Arithmetic saturate "saturation arithmetic"
Text: AltiVec AltiVec™ Technology Technology ➤ On May 7, 1998, Motorola disclosed a new technology which integrates into the existing PowerPC Architecture a new high bandwidth, parallel operation vector execution unit ➤ Motorola’s new AltiVec™ technology expands the capabilities of
|
Original
|
64-element
0b00011111,
0b00011111
256-Byte
32-Byte
cake power
0X00
Floating-Point Arithmetic
saturate
"saturation arithmetic"
|
PDF
|
SR15
Abstract: VR10 VR11 VR12 VR30 cq 538
Text: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. ALTIVECPEM/D 2/2002 Rev. 2.0 AltiVec Technology Programming Environments Manual For More Information On This Product, Go to: www.freescale.com Freescale Semiconductor, Inc. Freescale Semiconductor, Inc.
|
Original
|
|
PDF
|
VR30
Abstract: No abstract text available
Text: AltiVec Technology Programming Environments Manual ALTIVECPEM Rev. 3, 04/2006 How to Reach Us: Home Page: www.freescale.com email: support@freescale.com USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road
|
Original
|
CH370
VR30
|
PDF
|
MPC7400
Abstract: MPC750 MPC750A
Text: ALTIVECPEM/D 2/2001 Rev. 1.0 AltiVec Technology Programming Environments Manual AltiVec is a trademark of Motorola, Inc. DigitalDNA is a trademark of Motorola, Inc. The PowerPC name and the PowerPC logotype are trademarks of International Business Machines Corporation used by Motorola under license from
|
Original
|
|
PDF
|
VIA VT 2021
Abstract: 2F 1 marking high level block diagram for neural network KS Audio crossover 59PR27 B1220 linear op data motorola handbook MOTOROLA linear handbook MPCPRGREF/D
Text: 5/98 REV 0.2 PR EL IM IN A R Y AltiVec Technology Programming Environments Manual Y R A IN IM EL PR Motorola Inc. 1998. All rights reserved. Portions hereof © International Business Machines Corp. 1991–1998. All rights reserved. This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.
|
Original
|
32-Bit
MPCFPE32B/AD
VIA VT 2021
2F 1 marking
high level block diagram for neural network
KS Audio crossover
59PR27
B1220
linear op data
motorola handbook
MOTOROLA linear handbook
MPCPRGREF/D
|
PDF
|
ARM DDI 0309
Abstract: lrr3 ARMv5 ophn ARM10 CODE16 PXA270 pxa270 reload memory PXA270 programmer guide ARMv7-M Architecture Reference Manual
Text: RealView Compilation Tools Version 3.0 Assembler Guide Copyright 2002-2006 ARM Limited. All rights reserved. ARM DUI 0204G RealView Compilation Tools Assembler Guide Copyright © 2002-2006 ARM Limited. All rights reserved. Release Information The following changes have been made to this book.
|
Original
|
0204G
ARM DDI 0309
lrr3
ARMv5
ophn
ARM10
CODE16
PXA270
pxa270 reload memory
PXA270 programmer guide
ARMv7-M Architecture Reference Manual
|
PDF
|
pir chip
Abstract: PIR sensor MPC604 MPC7400 MPC7410 MPC750 SR15 SPLAT
Text: Freescale Semiconductor, Inc. Order Number: MPC7410TS/D Rev . 0, 9/2000 Semiconductor Products Sector Freescale Semiconductor, Inc. Advance Information MPC7410 RISC Microprocessor Technical Summary This document provides an overview of the MPC7410 PowerPC™ microprocessor features, including a
|
Original
|
MPC7410TS/D
MPC7410
MPC7410
pir chip
PIR sensor
MPC604
MPC7400
MPC750
SR15
SPLAT
|
PDF
|
ARMv7
Abstract: sd 4122 0348 ARMv7-M Architecture Reference Manual ARMv5TE instruction set ophn ARM10 CODE16 PXA270 stm 0309 ARMv7 neon
Text: RealView Compilation Tools Version 3.1 Assembler Guide Copyright 2002-2007 ARM Limited. All rights reserved. ARM DUI 0204H RealView Compilation Tools Assembler Guide Copyright © 2002-2007 ARM Limited. All rights reserved. Release Information The following changes have been made to this book.
|
Original
|
0204H
ARMv7
sd 4122 0348
ARMv7-M Architecture Reference Manual
ARMv5TE instruction set
ophn
ARM10
CODE16
PXA270
stm 0309
ARMv7 neon
|
PDF
|
four pin PIR sensor
Abstract: MPC604 MPC7400 MPC7410 MPC750 SR15
Text: Order Number: MPC7410TS/D Rev . 0, 9/2000 Semiconductor Products Sector Advance Information MPC7410 RISC Microprocessor Technical Summary This document provides an overview of the MPC7410 PowerPC™ microprocessor features, including a block diagram showing the major functional components. It also provides information about how the
|
Original
|
MPC7410TS/D
MPC7410
MPC7410
four pin PIR sensor
MPC604
MPC7400
MPC750
SR15
|
PDF
|
VFPv3
Abstract: ARMv6 Cortex-A8 ID102510 ARMv4 reference ARMv7 ophn A1293 A187 ARMv7 Architecture Reference Manual
Text: ARM Compiler toolchain Version 4.1 Assembler Reference Copyright 2010 ARM. All rights reserved. ARM DUI 0489B ID102510 ARM Compiler toolchain Assembler Reference Copyright © 2010 ARM. All rights reserved. Release Information The following changes have been made to this book.
|
Original
|
0489B
ID102510)
ID102510
VFPv3
ARMv6
Cortex-A8
ID102510
ARMv4 reference
ARMv7
ophn
A1293
A187
ARMv7 Architecture Reference Manual
|
PDF
|
ARMv7-M
Abstract: ARMv5TE instruction set ARMv7 design of 18 x 16 barrel shifter in computer ARMv7-M Architecture Reference Manual ARMv7 arch design of 18 x 16 barrel shifter in computer arch ARMv6 ARMv6-M Architecture Reference Manual ophn
Text: RealView Compilation Tools Version 4.0 Assembler Guide Copyright 2002-2009 ARM Limited. All rights reserved. ARM DUI 0204I ID100419 RealView Compilation Tools Assembler Guide Copyright © 2002-2009 ARM Limited. All rights reserved. Release Information
|
Original
|
0204I
ID100419)
ID100419
ARMv7-M
ARMv5TE instruction set
ARMv7
design of 18 x 16 barrel shifter in computer
ARMv7-M Architecture Reference Manual
ARMv7 arch
design of 18 x 16 barrel shifter in computer arch
ARMv6
ARMv6-M Architecture Reference Manual
ophn
|
PDF
|
MPC604
Abstract: MPC7400 MPC7410 MPC750 SR15
Text: Freescale Semiconductor Order Number: MPC7410TS/D Rev . 0, 9/2000 Advance Information MPC7410 RISC Microprocessor Technical Summary This document provides an overview of the MPC7410 PowerPC microprocessor features, including a block diagram showing the major functional components. It also provides information about how the
|
Original
|
MPC7410TS/D
MPC7410
MPC7410
MPC604
MPC7400
MPC750
SR15
|
PDF
|
TMS320C4X ARCHITECTURE, ADDRESSING MODES
Abstract: 32-bitvector LD63 NM6403 high level block diagram for neural network "vector instructions" saturation
Text: Neuroprocessor NeuroMatrix NM6403 architecture overview a a a a P.A. Chevtchenko , D.V. Fomine , V.M. Tchernikov , and P.E. Vixne a RC Module, 3 Eight March 4th Street, Box 166, Moscow, 125190, Russia, tel. +7-095-152-9335, fax. +7-095-152-4661, E-mail: fomin@module.vympel.msk.ru
|
Original
|
NM6403
32-bit
64-bit
320C4x
TMS320C4X ARCHITECTURE, ADDRESSING MODES
32-bitvector
LD63
high level block diagram for neural network
"vector instructions" saturation
|
PDF
|
|
|
MPC604
Abstract: MPC7400 MPC750 SR15 mpc7400specific
Text: Order Number: MPC7400TS/D Rev. 0, 8/1999 Semiconductor Products Sector ª Advance Information MPC7400 RISC Microprocessor Technical Summary This document provides an overview of the MPC7400 microprocessor features, including a block diagram showing the major functional components. It provides information about how the MPC7400
|
Original
|
MPC7400TS/D
MPC7400
MPC7400
MPC604
MPC750
SR15
mpc7400specific
|
PDF
|
PIC dmx example codes
Abstract: fir filter with lms algorithm in vhdl code ST100 dsp vhdl code for FFT 32 point DMX chip 32 bit ALU vhdl code ST140 GP32 32 bit ALU vhdl DMC TOOLS
Text: ST140 DSP CORE OVERVIEW HANDBOOK Release 1.0 TABLE OF CONTENTS ST140 DSP OVERVIEW HANDBOOK TABLE OF CONTENTS PAGE PREFACE . 7 1 INTRODUCING THE ST100 DSP CORES FAMILY .
|
Original
|
ST140
ST100
ST140OH
PIC dmx example codes
fir filter with lms algorithm in vhdl code
ST100 dsp
vhdl code for FFT 32 point
DMX chip
32 bit ALU vhdl code
GP32
32 bit ALU vhdl
DMC TOOLS
|
PDF
|
NM6403
Abstract: LCS14
Text: NM6403 Digital Signal Processor Architectural Overview Revision 1.2 431282.001D2 This page was intentionally left blank. Contents 1 General Description .4
|
Original
|
NM6403
001D2
LCS14
|
PDF
|
8080 microprocessor Architecture Diagram
Abstract: MPC7450-Specific PowerPC Processor MPC740 MPC7441 MPC7445 MPC7447 MPC7447A MPC7448 MPC7450
Text: Freescale Semiconductor Product Brief MPC7450TS Rev. 5, 11/2004 MPC7450 RISC Microprocessor Family Product Brief This product brief provides an overview of the MPC7450 microprocessor features, including a block diagram showing the major functional components.
|
Original
|
MPC7450TS
MPC7450
MPC7450
MPC7441,
MPC7445,
MPC7451,
MPC7455,
MPC7457,
8080 microprocessor Architecture Diagram
MPC7450-Specific
PowerPC Processor
MPC740
MPC7441
MPC7445
MPC7447
MPC7447A
MPC7448
|
PDF
|
MPC740
Abstract: MPC7441 MPC7445 MPC7450 MPC7451 MPC7455 MPC750 SR15
Text: Advance Information MPC7450TS/D Rev. 2, 01/2002 MPC7450 RISC Microprocessor Family Technical Summary This technical summary provides an overview of the MPC7451 microprocessor features, including a block diagram showing the major functional components. It also provides
|
Original
|
MPC7450TS/D
MPC7450
MPC7451
MPC7441,
MPC7445,
MPC7455.
MPC7450,
MPC740
MPC7441
MPC7445
MPC7455
MPC750
SR15
|
PDF
|
VFPv4
Abstract: ARMv7 neon ARM processor Armv4 instruction set architecture ID102510 ARMv6-M ARMv7 Architecture Reference Manual NEON VFPv3 instruction set arm keil ARMv7-M Architecture Reference Manual, ARM Limited, 2010 CODE16
Text: ARM Compiler toolchain Version 4.1 Using the Assembler Copyright 2010 ARM. All rights reserved. ARM DUI 0473B ID102510 ARM Compiler toolchain Using the Assembler Copyright © 2010 ARM. All rights reserved. Release Information The following changes have been made to this book.
|
Original
|
0473B
ID102510)
ID102510
VFPv4
ARMv7 neon
ARM processor Armv4 instruction set architecture
ID102510
ARMv6-M
ARMv7 Architecture Reference Manual NEON
VFPv3 instruction set
arm keil
ARMv7-M Architecture Reference Manual, ARM Limited, 2010
CODE16
|
PDF
|
cq 532
Abstract: MPC7450TS pir chip gigabyte 945 gigabyte 945 circuit diagram MPC740 MPC7441 MPC7445 MPC7447 MPC7447A
Text: Freescale Semiconductor, Inc. Technical Data MPC7450TS Rev. 4, 3/2004 Freescale Semiconductor, Inc. MPC7450 RISC Microprocessor Family Technical Summary This technical summary provides an overview of the MPC7451 microprocessor features, including a block diagram showing the major functional components. The MPC7451 is a
|
Original
|
MPC7450TS
MPC7450
MPC7451
MPC7441,
MPC7445,
MPC7447,
MPC7455,
MPC7457,
cq 532
MPC7450TS
pir chip
gigabyte 945
gigabyte 945 circuit diagram
MPC740
MPC7441
MPC7445
MPC7447
MPC7447A
|
PDF
|
FFFF8000
Abstract: NS32081
Text: NS32FX161-15 NS32FX161-20 NS32FX164-20 NS32FX164-25 NS32FV16-20 NS32FV16-25 Advanced Imaging Communication Signal Processors General Description The NS32FX164 the NS32FV16 and the NS32FX161 are high-performance 32-bit members of the Series 32000 EPTM family of National’s Embedded System ProcessorsTM
|
Original
|
NS32FX161-15
NS32FX161-20
NS32FX164-20
NS32FX164-25
NS32FV16-20
NS32FV16-25
FFFF8000
NS32081
|
PDF
|
inst21
Abstract: EBL 5102 EBL 5101 528R Decrement Timer interrupt in e200Z3 d 4184 p_critint_b POWERPC EREF
Text: UM0434 e200z3 PowerPC core Reference manual Introduction The primary objective of this user’s manual is to describe the functionality of the e200z3 embedded microprocessor core for software and hardware developers. This book is intended as a companion to the EREF: A Programmer's Reference Manual for Freescale
|
Original
|
UM0434
e200z3
e200z3
inst21
EBL 5102
EBL 5101
528R
Decrement Timer interrupt in e200Z3
d 4184
p_critint_b
POWERPC EREF
|
PDF
|
3x3 multiplier USING PARALLEL BINARY ADDER
Abstract: NM6403 PBGA256 TMS320C40 TMS320C80 TMS320C8X idct acceleration ti c80
Text: VLIW/SIMD NeuroMatrix Core a a a a Dmitri Fomine , Vladimir Tchernikov , Pavel Vixne and Pavel Chevtchenko a Research Center MODULE, 3 Eight March 4th Street, Box 166, Moscow, 125190, Russia, tel. +7-095-152-9335, fax. +7-095-152-3168, e-mail: dfomine@module.ru
|
Original
|
32-bit
64-bit
256points
3x3 multiplier USING PARALLEL BINARY ADDER
NM6403
PBGA256
TMS320C40
TMS320C80
TMS320C8X
idct acceleration
ti c80
|
PDF
|