DSASW00108156.pdf

Manufacturer Altera
Partial File Text White Paper DPA Circuitry and rx_dpa_locked Signal Behavior in Stratix III Devices Introduction The receiver PLL provides eight clock phases to the DPA circuitry. The eight clock phases are separat
Datasheet Type Original
ECAD Model
Part Details Part pricing, stock, data attributes from Findchips.com

DSASW00108156.pdf preview Download Datasheet