DSASW00213896.pdf
- Integrated Silicon Solution
- dacormaiopril 72 Mb (2M x 36 & 4M x 18) DDR-IIP (Burst of 2) CIO Synchronous SRAMs . (2.5 Cycle Read Latency) August 2010 Features · 2M x 36 or 4M x 18. · On-chip delay-locked loop (DLL) f
- Original
-
Price & Stock Powered by
Findchips
