CDC318 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE
SCAS587B JANUARY 1997 REVISED MARCH 1998
D D D D D D D D D
High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (S
Original
Always verify details of parts you are evaluating, as these parts are offered as suggestions for what you are looking for and are not guaranteed.