DSA00351928.pdf
-
Dallas Semiconductor
-
Application Note 14
Design Considerations for
All-Silicon Delay Lines
www.dalsemi.com
SILICON DELAY LINES VS. HYBRID L-C NETWORKS
Figure 1 shows internal views of a typical 5-tap hybrid delay l
-
Original
-
Part pricing, stock, data attributes from Findchips.com
Findchips