DSAUTAZ0017666.pdf
-
Xilinx
-
Single-Ended SelectI/O Resources
R
VHDL Template:
-- Module: SIGNED_MULT_18X18 -- Description: VHDL instantiation template -- 18-bit X 18-bit embedded signed multiplier (asynchronous) --- Devic
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com