DSA2IH00210574.pdf

Manufacturer Not Available
Partial File Text I_ _ _ _ _ I I I * 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers * Flow-Through Architecture Optimizes PCB Layout * Center-Pin Vcc and GND Configurations Minimize High-Speed Sw
Type Scan

DSA2IH00210574.pdf preview Download Datasheet