DSA00202123.pdf
-
Cypress Semiconductor
-
CY7C1368C
9-Mbit (256K x 32) Pipelined DCD Sync SRAM
Functional Description[1]
Features
· Registered inputs and outputs for pipelined operation
· Optimal for performance (Double-Cycle deselec
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com