DSA00332112.pdf
- National Semiconductor
- 74F113 Dual JK Negative Edge-Triggered Flip-Flop General Description The 'F113 offers individual J K Set and Clock inputs When the clock goes HIGH the inputs are enabled and data may be entered T
- Original
-
Price & Stock Powered by
Findchips
