DSAIH000115280.pdf

Manufacturer Not Available
Partial File Text LOGIC DIAGRAM PIN CONFIGURATION B,F,W PACKAGE P ,[ T CO [7 3 3 I 3 4 VCC NPUTS poE = [7 3 P 3H OUTPUT P GND [j[ 3^.. ¡3=.-» 3a 7 ]c ,, J PUTS INPUT/OUTPUT SCHEMAT
Type Scan
ECAD Model

DSAIH000115280.pdf preview Download Datasheet