DSAE0030870.pdf
- Cast
- FIPS 46-3 Standard Compliant DES Data Encryption Standard Core Encryption/Decryption performed in 16 cycles (ECB mode) 56 bits of security For use in FPGA or ASIC designs Verilog IP Core
- Original
-
Price & Stock Powered by
Findchips
