DSA00162134.pdf
- Cypress Semiconductor
- PRELIMINARY Delta39KTM ISRTM CPLD Family CPLDs at FPGA DensitiesTM Features ·High density -- 15K to 350K usable gates -- 256 to 5376 macrocells -- 92 to 520 maximum I/O pins -- 12 Dedicated In
- Original
-
Price & Stock Powered by
Findchips
