DSAUTAZ002264.pdf
- Cirrus Logic
- 10/11/00 Errata: CS4297A Rev. D (Reference CS4297A Data Sheet revision DS318PP3 dated MAR `99) 1. The CS4297A requires a minimum SYNC pulse width of 1.13 µs in the absence of BIT_CLK for a warm re
- Original
-
Price & Stock Powered by
Findchips
