DASF0019941.pdf

Manufacturer Cypress Semiconductor
Partial File Text CY2SSTU877 PRELIMINARY 1.8V, 500-MHz, 10-Output JEDEC-Compliant Zero Delay Buffer Features distributes a differential clock input pair (CK, CK#) to ten differential pair of clock outputs (Y
Type Original
Part Details Part pricing, stock, data attributes from Findchips.com

DASF0019941.pdf preview Download Datasheet