DSA00164372.pdf
-
Cypress Semiconductor
-
PRELIMINARY
CY7C1298H
1-Mbit (64K x 18) Pipelined DCD Sync SRAM
Features
· Registered inputs and outputs for pipelined operation · Optimal for performance (Double-Cycle deselect) -- Depth expa
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com