DSA00164963.pdf
- Cypress Semiconductor
- CY7C1368C 9-Mbit (256K x 32) Pipelined DCD Sync SRAM Features · Registered inputs and outputs for pipelined operation · Optimal for performance (Double-Cycle deselect) -- Depth expansion without
- Original
-
Price & Stock Powered by
Findchips
