DSA00923356.pdf
-
Xilinx
-
0
R
XC95108 In-System Programmable CPLD
0 5
DS066 (v4.0) June 18, 2003
Product Specification
Features
· · · · · 7.5 ns pin-to-pin logic delays on all pins fCNT to 125 MHz 108 macroce
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com