DSAEDA000132713.pdf
-
Cypress Semiconductor
-
CY7C1648KV18
CY7C1650KV18
144-Mbit DDR II+ SRAM Two-Word
Burst Architecture (2.0 Cycle Read Latency)
144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
Features
I
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com
Findchips