DSA00365961.pdf
- Integrated Silicon Solution
- 72 Mb (2M x 36 & 4M x 18) DDR-IIP (Burst of 2) CIO Synchronous SRAMs . (2.5 Cycle Read Latency) Advanced Information April 2008 ยท Two echo clocks (CQ and CQ) that are delivered simultaneously
- Original
-
Price & Stock Powered by
Findchips
