DSA2IH00221761.pdf

Manufacturer Not Available
Partial File Text DESCRIPTION FE3021 1.0 DESCRIPTION 1.1 The FE3021 is a 16 MHz AT address buffer and memory controller in a 132-pin JEDEC package. Chip count is significantly reduced by integrating the memory c
Datasheet Type Scan
ECAD Model

DSA2IH00221761.pdf preview Download Datasheet