This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
K X IL IN X
January, 1997 (Version 1.0)
72-M3 acrocell CMOS CPLD
Product Specification
Features
ยท High-perform ance Com plex Program mable Logic Devices (CPLDs) - 7.5 ns pin-to-pin speeds on