DSA00269541.pdf
by Cypress Semiconductor
-
CY7C1327G
PRELIMINARY
4-Mbit (256K x 18) Pipelined Sync SRAM
Functional Description[1]
Features
· Registered inputs and outputs for pipelined operation
· 256K ×18 common I/O architecture
-
Original
-
Unknown
-
Unknown
-
Unknown
-