DSA00388405.pdf
by Xilinx
-
Application Note: Virtex-4 FPGAs
R
XAPP854 (v1.0) October 10, 2006
Digital Phase-Locked ... Loop (DPLL)
Reference Design
Author: Justin Gaither
Summary
Many applications require a clock sig more
-
Original
-
Unknown
-
Unknown
-
Unknown
