DSASW00106158.pdf by Altera

Partial File Text Jitter and Signal Integrity Verification for Synchronous and Asynchronous I/Os at Multiple to 10 GHz/Gbps Mike P. Li Altera 101 Innovation Drive, San Jose, CA 95134 mpli@altera.com Abstract Eme
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSASW00106158.pdf preview

Download Datasheet

User Tagged Keywords

Altera DDR3 FPGA sampling oscilloscope km 1667 km 1667 datasheet sata gen3