DSASW00107265.pdf

Manufacturer Altera
Partial File Text Section I. Transceiver Architecture This section provides a description of transceiver architecture and transceiver clocking for the Stratix ® IV device family. It also describes configuring for m
Datasheet Type Original

DSASW00107265.pdf preview Download Datasheet

User Tagged Keywords

10G BERT 5.7 GHz RF transciever CDR 211 AC circuit diagram of rf transmitter and receiver EP4S100G4 EP4SGX530KF43 HD-SDI over sdh pcie Gen2 payload remote control transmitter and receiver circuit SDH 209 transmitter radio controlled with seven functions tx2/rx2 verilog code for lvds driver video transmitter 2.4 GHz

Price & Stock Powered by