DSARS005091.pdf by Cypress Semiconductor

Partial File Text 1CY7C1380B CY7C1380B CY7C1382B PRELIMINARY 512K x 36 / 1 Mb x 18 Pipelined SRAM Features inputs, address-pipelining Chip Enable (CE), burst control in, puts (ADSC, ADSP and ADV), write
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSARS005091.pdf preview

Download Datasheet

User Tagged Keywords

CY7C1380B CY7C1382 CY7C1382B