DSA0047533.pdf by Alliance Semiconductor
- $GYDQFHLQIRUPDWLRQ $6&.= $6&.= ® 9.ðV\QFKURQRXVEXUVW65$0ZLWK=%7 )HDWXUHV · ZZ sleep mode for lower power · Byte write enables · Single R/W control pin · Clock enable for operation hold
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
