DSAAQ0023893.pdf
by Cypress Semiconductor
-
36-Mbit QDR II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
36-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1241KV18, CY7C1256KV18 CY7C1243KV18, CY7C1245KV
-
Original
-
Unknown
-
Unknown
-
Unknown
-