This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
PRELIMINARY
DRAM MODULE
FEATURES
· JEDEC- and industry-standard ) nout in a 168-pin, dual-in-line memory m odule (E IVIM) · High-performance CMOS silico i -gate process · Single +3.3V ±0.3V power
