This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
ALTERA CORP
böE D â DS1S372 GÃD3E7E T7S «ALT
Features
â¡ High-density, erasable CMOS EPLD based on second-generation MAX architecture
5,000 usable gates
Combinatorial speeds with tPD = 2
