DSAE008212.pdf
by Cirrus Logic
-
Errata: CS5581 - Silicon revision: B0
Reference CS5581 Data Sheet revision DS796PP1 dated March 2008.
Pin 12 (VLR2) Logic Level vs. Pin 13 (RST) Logic Level
Description
The RST pin does not init
-
Original
-
Unknown
-
Unknown
-
Unknown
-