DSA00148408.pdf by Cypress Semiconductor

Partial File Text CY7C1381BV25 CY7C1383BV25 PRELIMINARY 512K x 36 / 1M x 18 Flow-Thru SRAM Features controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, a
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA00148408.pdf preview

Download Datasheet

User Tagged Keywords

CY7C1381B CY7C1381BV25 CY7C1383B CY7C1383BV25