This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
LOW COST BOARD LAYOUT TECHNIQUES FOR
DESIGNING WITH PLDS IN BGA PACKAGES
A Lattice Semiconductor White Paper
July 2010
Lattice Semiconductor
5555 Northeast Moore Ct.
Hillsboro, Oregon 97124