DSAHI00067680.pdf

Manufacturer Not Available
Partial File Text r « J M ulti-Phase Clock G enerator Low-Skew TTL Clock Buffer Features · Zero-propagation delay clock buffer -- Delay from input to output: +250 ps. (typ), ±1 ns (max) -- Allows clock fanout
Datasheet Type Scan
ECAD Model

DSAHI00067680.pdf preview Download Datasheet