DSA0042801.pdf by National Semiconductor

Partial File Text 54F 74F109 Dual JK Positive Edge-Triggered Flip-Flop General Description The 'F109 consists of two high-speed completely independent transition clocked JK flip-flops The clocking operation is inde
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA0042801.pdf preview

Download Datasheet

User Tagged Keywords

54F109DM 54F109FM 54F109LM 74F109 74F109PC 74F109SC 74F109SJ IEC 947-1-4

Price & Stock Powered by