DSA00504739.pdf by Nanya Technology
- N2DS51280CS 512Mb DDR SDRAM C-Die Features · DDR 512M bit, Die C, based on 90nm design rules · Double data rate architecture: two data transfers per clock cycle · Bidirectional data strobe (DQS) is t
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
