DSA00161718.pdf
by Cypress Semiconductor
-
PRELIMINARY
CY2303
Phase-Aligned System Clock
Features · 3-multiplier configuration · Single phase-locked loop architecture · Phase Alignment · Low jitter, high accuracy outputs · Output enable
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by