DSA00163681.pdf by Cypress Semiconductor
- CY7C1223F 2-Mb (128K x 18) Pipelined DCD Sync SRAM Features · Registered inputs and outputs for pipelined operation · Optimal for performance (Double-Cycle deselect) -- Depth expansion without wa
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
