DSA00163972.pdf by Cypress Semiconductor

Partial File Text FastEdgeTM Series CY2PP3115 1:15 Differential Clock/Data Fanout Buffer Features · Fifteen ECL/PECL differential outputs grouped in four banks · Two ECL/PECL differential inputs · Selectable divid
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSA00163972.pdf preview Download Datasheet