DSA00164428.pdf by Cypress Semiconductor

Partial File Text PRELIMINARY CY7C1328G 4-Mbit (256K x 18) Pipelined DCD Sync SRAM Features · Registered inputs and outputs for pipelined operation · Optimal for performance (Double-Cycle deselect) -- Depth exp
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSA00164428.pdf preview Download Datasheet