DSA00164571.pdf
by Cypress Semiconductor
-
PRELIMINARY
CY7C1510V18 CY7C1512V18 CY7C1514V18
72-Mbit QDR-IITM SRAM 2-Word Burst Architecture
Features
· Separate Independent Read and Write Data Ports -- Supports concurrent transactions ·
-
Original
-
Unknown
-
Unknown
-
Unknown
-