DSA00165012.pdf by Cypress Semiconductor

Partial File Text PRELIMINARY CY7C1577V18 CY7C1568V18 CY7C1570V18 72-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features · 72-Mbit density (8M x 9, 4M x 18, 2M x 36) · 300 MHz to 400 M
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSA00165012.pdf preview Download Datasheet