DSA00212869.pdf by Atmel
- Active Errata List · · · · During UART Reception, Clearing REN May Generate Unexpected IT SPI Interface - Transmission on Master Mode SPI Interface - SPI SS pin Limitation on Master/Slave SP
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
