DSA2IH00137593.pdf by Not Available

Partial File Text DESCRIPTION The PLC473-60 is a two-level logic CMOS Erasable Programmable Logic Device (EPLD) consisting of 24 AND gates and 22 OR gates with EPROM cell connections for programming I/O polari ty and
Datasheet Type Scan
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA2IH00137593.pdf preview

Download Datasheet

User Tagged Keywords

PLC473 PLC473-60 plc473-60fa Programmable logic array

Price & Stock Powered by