This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
QL3025
25,000 Usable PLD Gate pASIC®3 FPGA
Combining High Performance and High Density
April, 1999
pASIC 3
HIGHLIGHTS
... 25,000
usable PLD gates,
204 I/O pins
S High Performance and Hig
Findchips